# **Automatic Generation of FFT Libraries for GPUs Christos Angelopoulos, Franz Franchetti and Markus Pueschel**

## **GPUs and Programmability GPU Architecture Model**



## Philosophy



### Forward Problem: Match Algorithm to Architecture







- 15 Multiprocessors
- 32 cores per multiprocessor
- 32 K registers per multiprocessor
- 48 KB of shared memory
- 16 KB of L1 cache
- 768 KB of L2 cache
- 1.5 GB of GPU Memory

### Restrictions

- Banked Shared Memory
- > 32 banks
- Within one warp resolve bank conflicts **Every thread in the warp Reads/Writes** at different bank
- 32 threads in a warp to 32 banks Register pressure
- Max registers per MP = 32K/# of threads per MP • Uncommon Architectural Model
- Size of registers > Size of caches
- Global Memory
- > Only block transfers, using caches
- Double buffering

## **Automatic Library Generation With Spiral**





*Iteration of this process to search for the fastest* 

t137 = (s101 + s103)

t138 = (s102 + s104)

t139 = (s101 - s103)

t140 = (s102 - s104);

a296 = ((4\*i10) + i16);

 $s_data[a296] = (t137 + t141)$ 

Scheduling

.....

**References:** 

### This work was supported by DARPA DESA Program and Nvidia

1. F. Franchetti, M. Püschel, Y. Voronenko, Sr. Chellappa and J. M. F. Moura **Discrete Fourier Transform on Multicore** 

IEEE Signal Processing Magazine, special issue on ``Signal Processing on Platforms with Multiple Cores'', Vol. 26, No. 6, pp. 90-102, 2009

2. M. Püschel, J. M. F. Moura, J. Johnson, D. Padua, M. Veloso, B. Singer, J. Xiong, F. Franchetti, A. Gacic, Y. Voronenko, K. Chen, R. W. Johnson and N. Rizzolo SPIRAL: Code **Generation for DSP Transforms Proceedings of the IEEE, special issue on "Program** Generation, Optimization, and Adaptation", Vol. 93, No. 2, pp. 232-275, 2005 3. F. Franchetti, Y. Voronenko and M. Püschel **FFT Program Generation for Shared Memory:** SMP and Multicore Proc. Supercomputing (SC), 2006

Architecture